Similar Items: A reconfigurable accelerator card for high performance computing
- Firmware and gateway for the ACE1 reconfigurable accelerator card
- RHINO: reconfigurable hardware interface for computation and radio
- Accelerating genomic sequence alignment using high performance reconfigurable computers
- Investigating the Optical Link Performance of the End-of Substructure Card and Susceptibility to SEUs
- Design of a low-cost high speed data capture card for the Hubble Sphere Hydrogen Survey
- The design and implementation of a carrier card for the Karoo Array Telescope
Author: Inggs, Michael
- A reconfigurable accelerator card for high performance computing
- Design and implementation of a digital real-time secondary surveillance radar/identification friend or foe target emulator
- Study on the detection performance of MIMO radar systems
- Helicopter blade parameter extraction for purposes of radar target indentification
- Investigation into standardising the graphical and operator input device modules for tactical command and control man-machine interfaces
- A parallel processing framework for spectral based computations