Similar Items: Total ionizing dose mitigation by means of reconfigurable FPGA computing
- The implementation of a microprocessor in a FPGA
- Identifying worst case test vectors for FPGA exposed to total ionization dose using design for testability techniques
- An FPGA-based moving target indicator
- A reconfigurable array processor
- The design and testing of a superconducting programmable gate array
- Radiation tolerant implementation of a soft-core processor for space applications
Author: Mostert, S.
- Improving Automatic Position Reporting System (APRS) throughput and reliability
- Evaluating TCP/IP performance over satellite networks
- An image compression system for LEO satellites
- Java implementation of AX.25 link-layer protocol for future micro-satellites
- Micro-satellite data handling : a unified information model
- Onboard image geo-referencing for LEO satellites