Similar Items: AME-PIM: Can Memory be Your Next Tensor Accelerator?
- TokenStack: A Heterogeneous HBM-PIM Architecture and Runtime for Efficient LLM Inference
- SPEC CPU: The Next Generation
- A PVT-Resilient Subthreshold SRAM-Based In-Memory Computing Accelerator with In-Situ Regulation for Energy-Efficient Spiking Neural Networks
- LLM-Driven Design Space Exploration of FPGA-based Accelerators
- AccelSync: Verifying Synchronization Coverage in Accelerator Pipeline Programs
- HyDRA: Deadline and Reuse-Aware Cacheability for Hardware Accelerators