Similar Items: Verification and Validation (V&V)-in-the-Loop for RISC-V Design: The Holistic Vision of BZL
- Not All Faults Are Equal: Transient-Fault Sensitivity Characterization of an Open-Source RISC-V Vector Cluster
- RV-IM100: Quantifying ISA Extension, Datapath Width, and Pipeline Depth Trade-offs in RISC-V Microarchitectures
- EDA-Schema-V2: A Multimodal Schema, Open Datasets, and Benchmarks for Machine Learning in Digital Physical Design
- ViM-Q: Scalable Algorithm-Hardware Co-Design for Vision Mamba Model Inference on FPGA
- HAVEN: Hybrid Automated Verification ENgine for UVM Testbench Synthesis with LLMs
- UVMarvel: an Automated LLM-aided UVM Machine for Subsystem-level RTL Verification