Similar Items: RAG-Enhanced Kernel-Based Heuristic Synthesis (RKHS): A Structured Methodology Using Large Language Models for Hardware Design
- TLX: Hardware-Native, Evolvable MIMW GPU Compiler for Large-scale Production Environments
- ViM-Q: Scalable Algorithm-Hardware Co-Design for Vision Mamba Model Inference on FPGA
- HyDRA: Deadline and Reuse-Aware Cacheability for Hardware Accelerators
- HAVEN: Hybrid Automated Verification ENgine for UVM Testbench Synthesis with LLMs
- 31.1 A 14.08-to-135.69Token/s ReRAM-on-Logic Stacked Outlier-Free Large-Language-Model Accelerator with Block-Clustered Weight-Compression and Adaptive Parallel-Speculative-Decoding
- Effective and Memory-Efficient Alternatives to ECC for Reliable Large-Scale DNNs