Similar Items: Sim-FA: A Simulator Frontend for Asynchronous Pipelines
- AHASD: Asynchronous Heterogeneous Architecture for LLM Adaptive Drafting Speculative Decoding on Mobile Devices
- AccelSync: Verifying Synchronization Coverage in Accelerator Pipeline Programs
- PoTAcc: A Pipeline for End-to-End Acceleration of Power-of-Two Quantized DNNs
- PipeRTL: Timing-Aware Pipeline Optimization at IR-Level for RTL Generation
- RV-IM100: Quantifying ISA Extension, Datapath Width, and Pipeline Depth Trade-offs in RISC-V Microarchitectures
- Understanding Simulated Architecture via gem5 Call-Stack Profiling