Similar Items: Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection
- Effective and Memory-Efficient Alternatives to ECC for Reliable Large-Scale DNNs
- A PVT-Resilient Subthreshold SRAM-Based In-Memory Computing Accelerator with In-Situ Regulation for Energy-Efficient Spiking Neural Networks
- ViM-Q: Scalable Algorithm-Hardware Co-Design for Vision Mamba Model Inference on FPGA
- AME-PIM: Can Memory be Your Next Tensor Accelerator?
- AMMA: A Multi-Chiplet Memory-Centric Architecture for Low-Latency 1M Context Attention Serving
- Evolution of NVENC Efficiency: A Longitudinal Analysis of HQ and UHQ Tuning Efficiency, Latency and Energy Trade-offs