Similar Items: PipeRTL: Timing-Aware Pipeline Optimization at IR-Level for RTL Generation
- UVMarvel: an Automated LLM-aided UVM Machine for Subsystem-level RTL Verification
- SafeTune: Mitigating Data Poisoning in LLM Fine-Tuning for RTL Code Generation
- CuLifter: Lifting GPU Binaries to Typed IR
- Sim-FA: A Simulator Frontend for Asynchronous Pipelines
- AccelSync: Verifying Synchronization Coverage in Accelerator Pipeline Programs
- PoTAcc: A Pipeline for End-to-End Acceleration of Power-of-Two Quantized DNNs