Channels - PoTAcc: A Pipeline for End-to-End Acceleration of Power-of-Two Quantized DNNs :: FRELIP Discovery

Similar Items: PoTAcc: A Pipeline for End-to-End Acceleration of Power-of-Two Quantized DNNs

Quick Look
Towards an End-To-End System for Real-Time Gesture Recognition from Surface Vibrations
Quick Look
RangeGuard: Efficient, Bounded Approximate Error Correction for Reliable DNNs
Quick Look
Effective and Memory-Efficient Alternatives to ECC for Reliable Large-Scale DNNs
Quick Look
AccelSync: Verifying Synchronization Coverage in Accelerator Pipeline Programs
Quick Look
Sim-FA: A Simulator Frontend for Asynchronous Pipelines
Quick Look
PipeRTL: Timing-Aware Pipeline Optimization at IR-Level for RTL Generation
Quick Look
AME-PIM: Can Memory be Your Next Tensor Accelerator?
Quick Look
LLM-Driven Design Space Exploration of FPGA-based Accelerators
Quick Look
HyDRA: Deadline and Reuse-Aware Cacheability for Hardware Accelerators
Quick Look
RV-IM100: Quantifying ISA Extension, Datapath Width, and Pipeline Depth Trade-offs in RISC-V Microarchitectures
Quick Look
RCW-CIM: A Digital CIM-based LLM Accelerator with Read-Compute/Write
Quick Look
DPU or GPU for Accelerating Neural Networks Inference -- Why not both? Split CNN Inference
Quick Look
VitaLLM: A Versatile, Ultra-Compact Ternary LLM Accelerator with Dependency-Aware Scheduling
Quick Look
VitaLLM: A Versatile and Tiny Accelerator for Mixed-Precision LLM Inference on Edge Devices
Quick Look
Sparse-on-Dense: Area and Energy-Efficient Computing of Sparse Neural Networks on Dense Matrix Multiplication Accelerators
Quick Look
Design Conductor 2.0: An agent builds a TurboQuant inference accelerator in 80 hours
Quick Look
EULER-ADAS: Energy-Efficient & SIMD-Unified Logarithmic-Posit Engine for Precision-Reconfigurable Approximate ADAS Acceleration
Quick Look
A PVT-Resilient Subthreshold SRAM-Based In-Memory Computing Accelerator with In-Situ Regulation for Energy-Efficient Spiking Neural Networks
Quick Look
Ultra Low-Power SDM-based Circuit-Switching for Networks-on-Chip
Quick Look
31.1 A 14.08-to-135.69Token/s ReRAM-on-Logic Stacked Outlier-Free Large-Language-Model Accelerator with Block-Clustered Weight-Compression and Adaptive Parallel-Speculative-Decoding
Quick Look
An Open-Source Flow for Single-Phase, Edge-Triggered to Two-Phase, Non-Overlapping Clocking Conversion
Quick Look
Accelerating Precise End-to-End Simulation: Latency-Sensitive Many-core System Modeling
Quick Look
AHASD: Asynchronous Heterogeneous Architecture for LLM Adaptive Drafting Speculative Decoding on Mobile Devices
Quick Look
RecFlash: Fast Recommendation System on In-Storage Computing with Frequency-Based Data Mapping