Similar Items: UVMarvel: an Automated LLM-aided UVM Machine for Subsystem-level RTL Verification
- HAVEN: Hybrid Automated Verification ENgine for UVM Testbench Synthesis with LLMs
- PipeRTL: Timing-Aware Pipeline Optimization at IR-Level for RTL Generation
- SafeTune: Mitigating Data Poisoning in LLM Fine-Tuning for RTL Code Generation
- VitaLLM: A Versatile, Ultra-Compact Ternary LLM Accelerator with Dependency-Aware Scheduling
- VitaLLM: A Versatile and Tiny Accelerator for Mixed-Precision LLM Inference on Edge Devices
- Verification and Validation (V&V)-in-the-Loop for RISC-V Design: The Holistic Vision of BZL