Similar Items: AccelSync: Verifying Synchronization Coverage in Accelerator Pipeline Programs
- PoTAcc: A Pipeline for End-to-End Acceleration of Power-of-Two Quantized DNNs
- Sim-FA: A Simulator Frontend for Asynchronous Pipelines
- PipeRTL: Timing-Aware Pipeline Optimization at IR-Level for RTL Generation
- AME-PIM: Can Memory be Your Next Tensor Accelerator?
- LLM-Driven Design Space Exploration of FPGA-based Accelerators
- RV-IM100: Quantifying ISA Extension, Datapath Width, and Pipeline Depth Trade-offs in RISC-V Microarchitectures