Similar Items: HyDRA: Deadline and Reuse-Aware Cacheability for Hardware Accelerators
- VitaLLM: A Versatile, Ultra-Compact Ternary LLM Accelerator with Dependency-Aware Scheduling
- TLX: Hardware-Native, Evolvable MIMW GPU Compiler for Large-scale Production Environments
- ViM-Q: Scalable Algorithm-Hardware Co-Design for Vision Mamba Model Inference on FPGA
- RAG-Enhanced Kernel-Based Heuristic Synthesis (RKHS): A Structured Methodology Using Large Language Models for Hardware Design
- AME-PIM: Can Memory be Your Next Tensor Accelerator?
- LLM-Driven Design Space Exploration of FPGA-based Accelerators