Similar Items: An FPGA-Calibrated Modulo ADC for High-Dynamic-Range Signal Acquisition
- A 10‐b 5‐GS/s Passive T/H Assisted Time‐Interleaved Pipelined‐SAR ADC With Pre‐Quantization and Background Offset Calibration
- FPGA-Based Synthesis of High-Speed Hybrid Carry Select Adders
- A Novel Quadrature-Phase Sampling Technique for Filterless, Low-Complexity, High-Alias-Suppression in VCO-ADCs
- Machine-Learning Variation-Aware Co-Design for Analog Linearization of VCO-ADCs
- A Low-Power Single-Ended SAR ADC With Energy-Efficient Differential Switching for Ultrafast X-Ray Imagers
- Low Power Data Acquisition System for Bioimplantable Devices