Similar Items: An FPGA-Calibrated Modulo ADC for High-Dynamic-Range Signal Acquisition
- A 10‐b 5‐GS/s Passive T/H Assisted Time‐Interleaved Pipelined‐SAR ADC With Pre‐Quantization and Background Offset Calibration
- FPGA-Based Synthesis of High-Speed Hybrid Carry Select Adders
- FPGA-Based Custom Hardware-in-the-Loop Emulation of High-Power Induction Motor Drives with Sub-Microsecond Resolution Using NI LabVIEW FPGA
- A Novel Quadrature-Phase Sampling Technique for Filterless, Low-Complexity, High-Alias-Suppression in VCO-ADCs
- Machine-Learning Variation-Aware Co-Design for Analog Linearization of VCO-ADCs
- High-Speed Data Acquisition Platform Targets