Similar Items: A flexible efficient and configurable number theoretic transform architecture implemented on FPGA
- High throughput pipelined implementation of SHA3 hash algorithm on FPGA
- First Fully Pipelined High Throughput FPGA Implementation and GPU Optimization of Wider Variant of AES
- Friendly primes for efficient modular arithmetic using the Polynomial Modular Number System
- Single engine architecture for hardware root of trust
- On timing side channels in “constant-time implementations”
- Cybercamp: an Experience Report on the Transformations of an Intensive Cybersecurity Summer Camp for High School Students