Channels :: FRELIP Discovery

Author: Ventura, Neco

Quick Look
The suitability of network processors for multi-fied packet classification

Similar Items: The suitability of network processors for multi-fied packet classification

Quick Look
Connection admission control and packet scheduling for IEEE 802.16 networks
Quick Look
VoIP packet scheduling for LTE advanced
Quick Look
Evaluation of microcontroller based packet radio modem
Quick Look
Novel approaches to performance evaluation and benchmarking for energy-efficient multicast: empirical study of coded packet wireless networks
Quick Look
An investigation into the use of orthogonal frequency division multiplexing in packet radio
Quick Look
Wireless local loop and packet radio technology for developing communities
Quick Look
Development of a parallel SAR processor on a Beowulf cluster
Quick Look
The development of a node for a hardware reconfigurable parallel processor
Quick Look
Co-processor offloading applied to passive coherent location with Doppler and bearing data
Quick Look
Accelerating software radio astronomy FX correlation with GPU and FPGA co-processors
Quick Look
A transputer based implementation of a quick look processor for an airborne SAR system
Quick Look
Design of a TMS320 C25 signal processor for use in a monopulse radar
Quick Look
An FPGA implementation of an investigative many-core processor, Fynbos : in support of a Fortran autoparallelising software pipeline
Quick Look
Single-trial classification of an EEG-based brain computer interface using the wavelet packet decomposition and cepstral analysis
Quick Look
Radar intra-pulse modulation classification using convolutional neural networks
Quick Look
Feasibility of using an ARM processor in a micro satellite on-board computer
Quick Look
Multi-layer traffic engineering framework for inter-working multi-hop wireless networks
Quick Look
Artificial neural network decoding of multi-h CPM
Quick Look
Suitability of a commercial software defined radio system for passive coherent location
Quick Look
Radiation tolerant implementation of a soft-core processor for space applications
Quick Look
Network intrusion prevention in the evolved packet core utilising software defined networks and network function virtualisation
Quick Look
Concurrent multipath transmission to improve performance for multi-homed devices in heterogeneous networks
Quick Look
Congestion control in multi-serviced heterogeneous wireless networks using dynamic pricing
Quick Look
The selection and single event upset testing of a DSP processor for a LEO satellite