Text this: Identifying worst case test vectors for FPGA exposed to total ionization dose using design for testability techniques