Text this: Gate-level superconductor integrated circuit fabrication process modelling for improved layout extraction