Single 32-bit Sub-Channel DDR5 DIMMs: Architecture, Performance Bounds, and Standardisation (ArXiv cs.AR Recent Papers, 2026)