Text this: State-Transition-Aware Spilling Heuristic for MLC STT-RAM-Based Registers