A Cache System Design for CMPs with Built-In Coherence Verification (VLSI Design, 2016)