Similar Items: The development of a node for a hardware reconfigurable parallel processor
- Development of a parallel SAR processor on a Beowulf cluster
- RHINO: reconfigurable hardware interface for computation and radio
- A reconfigurable array processor
- The suitability of network processors for multi-fied packet classification
- Design of a TMS320 C25 signal processor for use in a monopulse radar
- A transputer based implementation of a quick look processor for an airborne SAR system
Author: Inggs, Michael
- A reconfigurable accelerator card for high performance computing
- Design and implementation of a digital real-time secondary surveillance radar/identification friend or foe target emulator
- Study on the detection performance of MIMO radar systems
- Helicopter blade parameter extraction for purposes of radar target indentification
- Investigation into standardising the graphical and operator input device modules for tactical command and control man-machine interfaces
- A parallel processing framework for spectral based computations