Text this: Integrated Circuits Parasitic Capacitance Extraction Using Machine Learning and its Application to Layout Optimization