Full Text Available
Note: Clicking the button above will open the full text document at the original institutional repository in a new window.
Integrated Circuits Parasitic Capacitance Extraction Using Machine Learning and its Application to Layout Optimization
The impact of parasitic elements on the overall circuit performance keeps increasing from one technology generation to the next. In advanced process nodes, the parasitic effects dominate the overall circuit performance. As a result, the accuracy requirements of parasitic extraction processes signifi...
Saved in:
| Main Author: | |
|---|---|
| Format: | Thesis |
| Published: |
AUC Knowledge Fountain
2022
|
| Subjects: | |
| Tags: |
No Tags, Be the first to tag this record!
|