Full Text Available
Note: Clicking the button above will open the full text document at the original institutional repository in a new window.
A domain specific language for facilitating automatic parallelization and placement of SDR patterns into heterogeneous computing architectures
This thesis presents a domain-specific language (DSL) for software defined radio (SDR) which is referred to as OptiSDR. The main objective of OptiSDR is to facilitate the development and deployment of SDR applications into heterogeneous computing architectures (HCAs). As HCAs are becoming mainst...
Saved in:
| Main Author: | |
|---|---|
| Other Authors: | |
| Format: | Thesis |
| Language: | English |
| Published: |
Department of Electrical Engineering
2018
|
| Subjects: | |
| Tags: |
No Tags, Be the first to tag this record!
|
| _version_ | 1867613156139859968 |
|---|---|
| access_status_str | Open Access |
| author | Mohapi, Lerato Jerfree |
| author2 | Winberg, Simon |
| author_browse | Mohapi, Lerato Jerfree Winberg, Simon |
| author_facet | Winberg, Simon Mohapi, Lerato Jerfree |
| author_sort | Mohapi, Lerato Jerfree |
| collection | Thesis |
| description | This thesis presents a domain-specific language (DSL) for software defined radio (SDR)
which is referred to as OptiSDR. The main objective of OptiSDR is to facilitate the development and deployment of SDR applications into
heterogeneous computing architectures (HCAs). As HCAs are becoming mainstream in SDR applications such as radar, radio astronomy, and
telecommunications, parallel programming and optimization processes are also becoming cumbersome, complex, and time-consuming for SDR
experts. Therefore, the OptiSDR DSL and its compiler framework were developed to alleviate these parallelization and optimization processes
together with developing execution models for DSP and dataflow models of computation suitable for SDR-specific computations. The OptiSDR target
HCAs are composed of graphics processing units (GPUs), multi-core central processing units (MCPUs), and field programmable gate arrays (FPGAs).
The methodology used to implement the OptiSDR DSL involved an extensive review process of existing SDR tools and the extent to which they address
the complexities associated with parallel programming and optimizing SDR applications for execution in HCAs. From this review process, it was
discovered that, while HCAs are used to accelerate many SDR computations, there is a shortage of intuitive parallel programming frameworks that
efficiently utilize the HCAs' computing resources for achieving adequate performance for SDR applications. There were, however, some very good
general-purpose parallel programming frameworks identied in the literature review, including Python based tools such as NumbaPro and Copperhead,
as well as the prevailing Delite embedded DSL compiler framework for heterogeneous targets. The Delite embedded DSL compiler framework motivated
and powered the OptiSDR compiler development in that, it provides four main compiler development capabilities that are desired in OptiSDR: 1)
Generic data parallel executable patterns; 2) Execution semantics for heterogeneous MCPU-GPU run-time; 3) Abstract syntax creation using
intermediate representations (IR) nodes; and 4) Extensibility for defining new syntax for other domains. The OptiSDR DSL design processes
using this Delite framework involved designing the new structured parallel patterns for DSP algorithms (e.g. FIR, FFT, convolution, correlation,
etc.), dataflow models of computation (MoC), parallel loop optimizations (tiling and space splitting), and optimal memory access patterns.
Advanced task and data parallel patterns were applied in the OptiSDR dataflow MoCs, which are especially suitable for SDR computations where
FPGA-based realtime data acquisition systems feed data into multi-GPUs for implementation of parallel DSP algorithms. Furthermore, the research
methodology involved an evaluation process that was used to determine the OptiSDR language's expressive power, efficiency, performance, accuracy,
and ease of use in SDR applications, such as radar pulse compression and radio frequency sweeping algorithms. The results include measurements of
performance and accuracy, productivity versus performance, and real-time processing speeds and accuracy. The performance of some of the regularly
used modules, such as FFT-based Hilbert and cross-correlation was found to be very high, with computations speeds ranging from 70.0 GFLOPS to 72.6
GFLOPS, and speedups of up to 80× compared to sequential C/C++ programs and 50× for Matlab's parallel loops. Accuracy was favourable in most cases favourable. For instance, OptiSDR Octave-like DSP instantiations were found to be accurate, with L2 norm forward-errors ranging from 10⁻¹³ to 10⁻¹⁶for smaller and bigger SDR programs respectively. It can therefore be concluded from the analysis in this thesis that the objectives, which include alleviating the complexities in parallel programming and optimizing SDR applications for execution in HCAs, were met. Moreover, the following hypothesis was validated, namely: "It is possible to design a DSL to facilitate the development of SDR applications and their deployment on HCAs without significant degradation of software performance, and with possible improvement in the automatically emitted low-level source code quality.". It was validated by; 1) Defining the OptiSDR attributes such as parallel DSP patterns and dataflow MoCs; 2) Providing parameterizable SDR modules with automatic parallelization and optimization for performance and accuracy; and 3) Presenting a set of intuitive validation constructs for accuracy testing using root-mean square error, and functional verification of DSP using two-dimensional graphics plotting for radar and real-time spectral analysis plots. |
| format | Thesis |
| id | oai:open.uct.ac.za:11427/26860 |
| institution | University of Cape Town (South Africa) |
| language | eng |
| last_indexed | 2026-06-10T12:31:38.662Z |
| license_str | Not specified — see source repository |
| provenance_str_mv | Harvested via OAI-PMH from UCTD — University of Cape Town Open Access Repository |
| publishDate | 2018 |
| publishDateRange | 2018 |
| publishDateSort | 2018 |
| publisher | Department of Electrical Engineering |
| publisherStr | Department of Electrical Engineering |
| record_format | dspace |
| source_str | UCTD — University of Cape Town Open Access Repository |
| spelling | oai:open.uct.ac.za:11427/26860 A domain specific language for facilitating automatic parallelization and placement of SDR patterns into heterogeneous computing architectures Mohapi, Lerato Jerfree Winberg, Simon Inggs, Michael R Electrical Engineering This thesis presents a domain-specific language (DSL) for software defined radio (SDR) which is referred to as OptiSDR. The main objective of OptiSDR is to facilitate the development and deployment of SDR applications into heterogeneous computing architectures (HCAs). As HCAs are becoming mainstream in SDR applications such as radar, radio astronomy, and telecommunications, parallel programming and optimization processes are also becoming cumbersome, complex, and time-consuming for SDR experts. Therefore, the OptiSDR DSL and its compiler framework were developed to alleviate these parallelization and optimization processes together with developing execution models for DSP and dataflow models of computation suitable for SDR-specific computations. The OptiSDR target HCAs are composed of graphics processing units (GPUs), multi-core central processing units (MCPUs), and field programmable gate arrays (FPGAs). The methodology used to implement the OptiSDR DSL involved an extensive review process of existing SDR tools and the extent to which they address the complexities associated with parallel programming and optimizing SDR applications for execution in HCAs. From this review process, it was discovered that, while HCAs are used to accelerate many SDR computations, there is a shortage of intuitive parallel programming frameworks that efficiently utilize the HCAs' computing resources for achieving adequate performance for SDR applications. There were, however, some very good general-purpose parallel programming frameworks identied in the literature review, including Python based tools such as NumbaPro and Copperhead, as well as the prevailing Delite embedded DSL compiler framework for heterogeneous targets. The Delite embedded DSL compiler framework motivated and powered the OptiSDR compiler development in that, it provides four main compiler development capabilities that are desired in OptiSDR: 1) Generic data parallel executable patterns; 2) Execution semantics for heterogeneous MCPU-GPU run-time; 3) Abstract syntax creation using intermediate representations (IR) nodes; and 4) Extensibility for defining new syntax for other domains. The OptiSDR DSL design processes using this Delite framework involved designing the new structured parallel patterns for DSP algorithms (e.g. FIR, FFT, convolution, correlation, etc.), dataflow models of computation (MoC), parallel loop optimizations (tiling and space splitting), and optimal memory access patterns. Advanced task and data parallel patterns were applied in the OptiSDR dataflow MoCs, which are especially suitable for SDR computations where FPGA-based realtime data acquisition systems feed data into multi-GPUs for implementation of parallel DSP algorithms. Furthermore, the research methodology involved an evaluation process that was used to determine the OptiSDR language's expressive power, efficiency, performance, accuracy, and ease of use in SDR applications, such as radar pulse compression and radio frequency sweeping algorithms. The results include measurements of performance and accuracy, productivity versus performance, and real-time processing speeds and accuracy. The performance of some of the regularly used modules, such as FFT-based Hilbert and cross-correlation was found to be very high, with computations speeds ranging from 70.0 GFLOPS to 72.6 GFLOPS, and speedups of up to 80× compared to sequential C/C++ programs and 50× for Matlab's parallel loops. Accuracy was favourable in most cases favourable. For instance, OptiSDR Octave-like DSP instantiations were found to be accurate, with L2 norm forward-errors ranging from 10⁻¹³ to 10⁻¹⁶for smaller and bigger SDR programs respectively. It can therefore be concluded from the analysis in this thesis that the objectives, which include alleviating the complexities in parallel programming and optimizing SDR applications for execution in HCAs, were met. Moreover, the following hypothesis was validated, namely: "It is possible to design a DSL to facilitate the development of SDR applications and their deployment on HCAs without significant degradation of software performance, and with possible improvement in the automatically emitted low-level source code quality.". It was validated by; 1) Defining the OptiSDR attributes such as parallel DSP patterns and dataflow MoCs; 2) Providing parameterizable SDR modules with automatic parallelization and optimization for performance and accuracy; and 3) Presenting a set of intuitive validation constructs for accuracy testing using root-mean square error, and functional verification of DSP using two-dimensional graphics plotting for radar and real-time spectral analysis plots. 2018-01-22T12:41:48Z 2018-01-22T12:41:48Z 2017 Doctoral Thesis Doctoral PhD http://hdl.handle.net/11427/26860 eng application/pdf Department of Electrical Engineering Faculty of Engineering and the Built Environment University of Cape Town |
| spellingShingle | Electrical Engineering Mohapi, Lerato Jerfree A domain specific language for facilitating automatic parallelization and placement of SDR patterns into heterogeneous computing architectures |
| thesis_degree_str | Doctoral |
| title | A domain specific language for facilitating automatic parallelization and placement of SDR patterns into heterogeneous computing architectures |
| title_full | A domain specific language for facilitating automatic parallelization and placement of SDR patterns into heterogeneous computing architectures |
| title_fullStr | A domain specific language for facilitating automatic parallelization and placement of SDR patterns into heterogeneous computing architectures |
| title_full_unstemmed | A domain specific language for facilitating automatic parallelization and placement of SDR patterns into heterogeneous computing architectures |
| title_short | A domain specific language for facilitating automatic parallelization and placement of SDR patterns into heterogeneous computing architectures |
| title_sort | domain specific language for facilitating automatic parallelization and placement of sdr patterns into heterogeneous computing architectures |
| topic | Electrical Engineering |
| url | http://hdl.handle.net/11427/26860 |
| work_keys_str_mv | AT mohapileratojerfree adomainspecificlanguageforfacilitatingautomaticparallelizationandplacementofsdrpatternsintoheterogeneouscomputingarchitectures AT mohapileratojerfree domainspecificlanguageforfacilitatingautomaticparallelizationandplacementofsdrpatternsintoheterogeneouscomputingarchitectures |