Full Text Available

Note: Clicking the button above will open the full text document at the original institutional repository in a new window.

Design of a scheduling mechanism for an ATM switch

Includes bibliographical references.

Saved in:
Bibliographic Details
Main Author: Harvey, Nicholas Oliver
Format: Thesis
Language:English
Published: Department of Electrical Engineering 2014
Subjects:
Tags: Add Tag
No Tags, Be the first to tag this record!
_version_ 1867613245683007488
access_status_str Open Access
author Harvey, Nicholas Oliver
author_browse Harvey, Nicholas Oliver
author_facet Harvey, Nicholas Oliver
author_sort Harvey, Nicholas Oliver
collection Thesis
description Includes bibliographical references.
format Thesis
id oai:open.uct.ac.za:11427/5207
institution University of Cape Town (South Africa)
language eng
last_indexed 2026-06-10T12:33:05.164Z
license_str Not specified — see source repository
provenance_str_mv Harvested via OAI-PMH from UCTD — University of Cape Town Open Access Repository
publishDate 2014
publishDateRange 2014
publishDateSort 2014
publisher Department of Electrical Engineering
publisherStr Department of Electrical Engineering
record_format dspace
source_str UCTD — University of Cape Town Open Access Repository
spelling oai:open.uct.ac.za:11427/5207 Design of a scheduling mechanism for an ATM switch Harvey, Nicholas Oliver Electrical Engineering Includes bibliographical references. In this dissenation, the candidate proposes the use of a ratio to multiply the weights used in the matching algorithm to control the delay that individual connections encounter. We demonstrate the improved characteristics of a switch using a ratio presenting results from simulations. The candidate also proposes a novel scheduling mechanism for an input queued ATM switch. In order to evaluate the performance of the scheduling mechanism in terms of throughput and fairness, the use of various metrics, initially proposed in the literature to evaluate output buffered switches are evaluated, adjusted and applied to input scheduling. In particular the Worst-case Fairness Index (WFl) which measures the maximum delay a connection will encounter is derived for use in input queued switches. 2014-07-31T10:57:01Z 2014-07-31T10:57:01Z 2003 Master Thesis Masters MSc http://hdl.handle.net/11427/5207 eng application/pdf Department of Electrical Engineering Faculty of Engineering and the Built Environment University of Cape Town
spellingShingle Electrical Engineering
Harvey, Nicholas Oliver
Design of a scheduling mechanism for an ATM switch
thesis_degree_str Master's
title Design of a scheduling mechanism for an ATM switch
title_full Design of a scheduling mechanism for an ATM switch
title_fullStr Design of a scheduling mechanism for an ATM switch
title_full_unstemmed Design of a scheduling mechanism for an ATM switch
title_short Design of a scheduling mechanism for an ATM switch
title_sort design of a scheduling mechanism for an atm switch
topic Electrical Engineering
url http://hdl.handle.net/11427/5207
work_keys_str_mv AT harveynicholasoliver designofaschedulingmechanismforanatmswitch