Full Text Available
Note: Clicking the button above will open the full text document at the original institutional repository in a new window.
Differential current sensor linearisation in low-voltage CMOS
Dissertation (MEng)--University of Pretoria, 2017.
Saved in:
| Other Authors: | |
|---|---|
| Format: | Thesis |
| Published: |
University of Pretoria
2017
|
| Subjects: | |
| Tags: |
No Tags, Be the first to tag this record!
|
| _version_ | 1867613664923615232 |
|---|---|
| access_status_str | Open Access |
| author2 | Sinha, Saurabh |
| author_browse | Sinha, Saurabh |
| author_facet | Sinha, Saurabh |
| collection | Thesis |
| dc_rights_str_mv | © 2017 University of Pretoria. All rights reserved. The copyright in this work vests in the University of Pretoria. No part of this work may be reproduced or transmitted in any form or by any means, without the prior written permission of the University of Pretoria. |
| description | Dissertation (MEng)--University of Pretoria, 2017. |
| format | Thesis |
| id | oai:repository.up.ac.za:2263/62785 |
| institution | University of Pretoria (South Africa) |
| last_indexed | 2026-06-10T12:39:45.040Z |
| license_str | Other — see source repository |
| provenance_str_mv | Harvested via OAI-PMH from UPSpace — University of Pretoria Institutional Repository |
| publishDate | 2017 |
| publishDateRange | 2017 |
| publishDateSort | 2017 |
| publisher | University of Pretoria |
| publisherStr | University of Pretoria |
| record_format | dspace |
| source_str | UPSpace — University of Pretoria Institutional Repository |
| spelling | oai:repository.up.ac.za:2263/62785 Differential current sensor linearisation in low-voltage CMOS Sinha, Saurabh neil.naude@outlook.com Naude, Neil UCTD Dissertation (MEng)--University of Pretoria, 2017. The viability of low cost, distributed, and autonomous wireless sensor networks is determined by the affordability of the integration and operation of each sensor node. Self-sufficient nodes which harvest energy from the local environment decrease operating and maintenance costs over extended periods of time. This affordability can be achieved by increasing the power usage efficiency of designs implemented in an older and cheaper CMOS process. This circumvents the use of a more compact technology node which trades increased efficiency for cost. The efficiency of power conversion is determined by topology, component quality, control scheme, and internal measurement accuracy. This research focuses on improving internal measurement during the power conversion process, in order to reduce conversion loss from the internal control error. A current sensing integrated circuit was proposed which is insensitive to dominant process characteristics which degrade the performance of other sensing solutions. In particular, the detrimental effect of channel length modulation is compensated for. This compensation is achieved by decoupling the sensor biasing and differential steering pair from being influenced by the external current being measured. Widely used solutions were studied and analysed in the context of implementation in a low cost and low-voltage CMOS process. Key process characteristics which negatively influenced these solutions were identified and formed the basis of developing an improved integrated current sensor. Current research in the literature is tightly focused on improved accuracy without the constraints of process costs, low operating voltage (800mV – 1.2 V), and prevalent second order effects of device operation. A study of the literature on CMOS-based integrated current sensing demonstrates a common goal towards improving sensor accuracy by developing either new topologies or augmenting known topologies. New and augmented topologies focus on novel analogue networks which aim to improve the linearity of CMOS based current sensing. The colloquially named SenseFET circuit is a foundation for many variations of integrated current sensor. This integrated circuit generates an estimate of the current flowing into a DC-DC boost-buck converter by sampling the current sourced into the converters inductor. The low maximum operating voltage of the chosen CMOS process restricts the application of typical published solutions. The sensitivity of other solutions to second order effects limits application as well. The proposed solution is based on such a sampling topology with a focus on achieving linearity in a process with pronounced channel-length modulation effects as well as a relatively low operating voltage. The goal of the improved design is to test if linearity can be improved by developing a circuit which is robust towards second-order process effects. Discreet and integrated boost-buck converters were studied and analysed to form the basis of further sensor developments. An integrated non-inverting converter topology suitable for single rail operation was identified and designed as the system environment for which an integrated sensor would be developed. This would allow for comparison of sensor designs in a known environment, both in simulation and in prototyping of the integrated system. The proposed integrated current sensor was developed analytically before being simulated both mathematically and at transistor gate level. This iterative process was applied to a known design as a performance baseline and to demonstrate the improvements achieved. Electrical, Electronic and Computer Engineering MEng Unrestricted 2017-10-13T13:41:21Z 2017-10-13T13:41:21Z 2017-09-08 2017 Dissertation Naude, N 2017, Differential current sensor linearisation in low-voltage CMOS, MEng Dissertation, University of Pretoria, Pretoria, viewed yymmdd <http://hdl.handle.net/2263/62785> S2017 http://hdl.handle.net/2263/62785 © 2017 University of Pretoria. All rights reserved. The copyright in this work vests in the University of Pretoria. No part of this work may be reproduced or transmitted in any form or by any means, without the prior written permission of the University of Pretoria. application/pdf University of Pretoria |
| spellingShingle | UCTD Differential current sensor linearisation in low-voltage CMOS |
| title | Differential current sensor linearisation in low-voltage CMOS |
| title_full | Differential current sensor linearisation in low-voltage CMOS |
| title_fullStr | Differential current sensor linearisation in low-voltage CMOS |
| title_full_unstemmed | Differential current sensor linearisation in low-voltage CMOS |
| title_short | Differential current sensor linearisation in low-voltage CMOS |
| title_sort | differential current sensor linearisation in low voltage cmos |
| topic | UCTD |
| url | http://hdl.handle.net/2263/62785 |