Full Text Available
Note: Clicking the button above will open the full text document at the original institutional repository in a new window.
Phetla, S. H. 2025. Towards Superconducting Cryptographic Accelerators: A High Performance Configurable NTT Butterfly Unit Using RSFQ Electronics. Unpublished masters thesis. Stellenbosch: Stellenbosch University [online]. Available: https://scholar.sun.ac.za/items/5b4ce91a-e9a1-49ad-88b0-7f80e6fb09...
| Main Author: | |
|---|---|
| Other Authors: | |
| Format: | Thesis |
| Language: | English |
| Published: |
Stellenbosch : Stellenbosch University
2025
|
| Subjects: | |
| Tags: |
No Tags, Be the first to tag this record!
|
| _version_ | 1867613893831950336 |
|---|---|
| access_status_str | Open Access |
| author | Phetla, Siphiwe Hosea |
| author2 | Fourie, Coenrad J. |
| author_browse | Fourie, Coenrad J. Phetla, Siphiwe Hosea |
| author_facet | Fourie, Coenrad J. Phetla, Siphiwe Hosea |
| author_sort | Phetla, Siphiwe Hosea |
| collection | Thesis |
| dc_rights_str_mv | Stellenbosch University |
| description | Phetla, S. H. 2025. Towards Superconducting Cryptographic Accelerators: A High Performance Configurable NTT Butterfly Unit Using RSFQ Electronics. Unpublished masters thesis. Stellenbosch: Stellenbosch University [online]. Available: https://scholar.sun.ac.za/items/5b4ce91a-e9a1-49ad-88b0-7f80e6fb095a |
| format | Thesis |
| id | oai:scholar.sun.ac.za:10019.1/132508 |
| institution | Stellenbosch University (South Africa) |
| language | English |
| last_indexed | 2026-06-10T12:43:23.129Z |
| license_str | Other — see source repository |
| provenance_str_mv | Harvested via OAI-PMH from SUNScholar — Stellenbosch University Repository |
| publishDate | 2025 |
| publishDateRange | 2025 |
| publishDateSort | 2025 |
| publisher | Stellenbosch : Stellenbosch University |
| publisherStr | Stellenbosch : Stellenbosch University |
| record_format | dspace |
| source_str | SUNScholar — Stellenbosch University Repository |
| spelling | oai:scholar.sun.ac.za:10019.1/132508 Towards superconducting cryptographic accelerators: a highperformance configurable NTT Butterfly Unit using RSFQ electronics Phetla, Siphiwe Hosea Fourie, Coenrad J. Stellenbosch University. Faculty of Engineering. Dept. of Electrical and Electronic Engineering. Superconductors Number theory -- Data processing High performance computing Quantum theory Logic circuits -- Computer-aided design UCTD Phetla, S. H. 2025. Towards Superconducting Cryptographic Accelerators: A High Performance Configurable NTT Butterfly Unit Using RSFQ Electronics. Unpublished masters thesis. Stellenbosch: Stellenbosch University [online]. Available: https://scholar.sun.ac.za/items/5b4ce91a-e9a1-49ad-88b0-7f80e6fb095a Thesis (MEng)--Stellenbosch University, 2025. ENGLISH ABSTRACT: Polynomial multiplication is a significant computational bottleneck in many latticebased schemes, including Post-Quantum Cryptography (PQC) and Fully Homomorphic Encryption (FHE). The Number Theoretic Transform (NTT) is commonly used to accelerate polynomial multiplication in lattice-based cryptography (LBC). The NTT employs butterfly computations to convert polynomials into a domain that permits element-wise multiplication, thereby reducing polynomial multiplication from a quadratic to a linear time complexity O(n), with respect to the number of integer multiplications for n − 1 degree polynomials. While this represents a substantial improvement, performing the NTT has quasilinear time complexity O(n log2 n), which still poses performance challenges for some industrial applications, motivating additional optimizations or specialized hardware implementations. Rapid Single Flux Quantum Electronics (RSFQ) have the potential to supersede semiconductor electronics in high-performance computing. This paper aims to accelerate NTT by developing a 16-bit configurable butterfly unit using RSFQ technology, which performs 16-bit NTT butterfly computations. A modular RSFQ-synthesizable HDL library was created for this purpose, enabling the butterfly unit’s construction using ColdFlux’s qPalace software suite and other design tools. The target fabrication process is the MIT-LL SFQ5ee fabrication process, which supports 8 superconducting niobium layers and 7μm Nb/AlOx/Nb Josephson junctions. Additionally, a timing analysis tool was developed to identify the critical components of the system that limit the maximum operating frequency. The maximum clock frequency achieved in simulations was 5GHz, a speed improvement of 5 to 17 times over comparable semiconductor-based designs. AFRIKAANSE OPSOMMING: Geen opsomming beskikbaar. Masters 2025-06-10T09:40:01Z 2025-06-10T09:40:01Z 2025-03 Thesis https://scholar.sun.ac.za/handle/10019.1/132508 en Stellenbosch University xii, 123 pages : illustrations application/pdf Stellenbosch : Stellenbosch University |
| spellingShingle | Superconductors Number theory -- Data processing High performance computing Quantum theory Logic circuits -- Computer-aided design UCTD Phetla, Siphiwe Hosea Towards superconducting cryptographic accelerators: a highperformance configurable NTT Butterfly Unit using RSFQ electronics |
| title | Towards superconducting cryptographic accelerators: a highperformance configurable NTT Butterfly Unit using RSFQ electronics |
| title_full | Towards superconducting cryptographic accelerators: a highperformance configurable NTT Butterfly Unit using RSFQ electronics |
| title_fullStr | Towards superconducting cryptographic accelerators: a highperformance configurable NTT Butterfly Unit using RSFQ electronics |
| title_full_unstemmed | Towards superconducting cryptographic accelerators: a highperformance configurable NTT Butterfly Unit using RSFQ electronics |
| title_short | Towards superconducting cryptographic accelerators: a highperformance configurable NTT Butterfly Unit using RSFQ electronics |
| title_sort | towards superconducting cryptographic accelerators a highperformance configurable ntt butterfly unit using rsfq electronics |
| topic | Superconductors Number theory -- Data processing High performance computing Quantum theory Logic circuits -- Computer-aided design UCTD |
| url | https://scholar.sun.ac.za/handle/10019.1/132508 |
| work_keys_str_mv | AT phetlasiphiwehosea towardssuperconductingcryptographicacceleratorsahighperformanceconfigurablenttbutterflyunitusingrsfqelectronics |