Full Text Available
Note: Clicking the button above will open the full text document at the original institutional repository in a new window.
A reconfigurable array processor
Thesis (PhD)--University of Stellenbosch, 1996.
Saved in:
| Main Author: | |
|---|---|
| Other Authors: | |
| Format: | Thesis |
| Language: | en_ZA |
| Published: |
Stellenbosch : Stellenbosch University
2012
|
| Subjects: | |
| Tags: |
No Tags, Be the first to tag this record!
|
| _version_ | 1867614118418055168 |
|---|---|
| access_status_str | Open Access |
| author | Bakkes, P. J. |
| author2 | Stellenbosch University. Faculty of Engineering. Dept. of Electrical and Electronic Engineering. |
| author_browse | Bakkes, P. J. Stellenbosch University. Faculty of Engineering. Dept. of Electrical and Electronic Engineering. |
| author_facet | Stellenbosch University. Faculty of Engineering. Dept. of Electrical and Electronic Engineering. Bakkes, P. J. |
| author_sort | Bakkes, P. J. |
| collection | Thesis |
| dc_rights_str_mv | Stellenbosch University |
| description | Thesis (PhD)--University of Stellenbosch, 1996. |
| format | Thesis |
| id | oai:scholar.sun.ac.za:10019.1/54996 |
| institution | Stellenbosch University (South Africa) |
| language | en_ZA |
| last_indexed | 2026-06-10T12:46:57.306Z |
| license_str | Other — see source repository |
| provenance_str_mv | Harvested via OAI-PMH from SUNScholar — Stellenbosch University Repository |
| publishDate | 2012 |
| publishDateRange | 2012 |
| publishDateSort | 2012 |
| publisher | Stellenbosch : Stellenbosch University |
| publisherStr | Stellenbosch : Stellenbosch University |
| record_format | dspace |
| source_str | SUNScholar — Stellenbosch University Repository |
| spelling | oai:scholar.sun.ac.za:10019.1/54996 A reconfigurable array processor Bakkes, P. J. Stellenbosch University. Faculty of Engineering. Dept. of Electrical and Electronic Engineering. Array processors Field programmable gate arrays Microprogramming Thesis (PhD)--University of Stellenbosch, 1996. ENGLISH ABSTRACT: This dissertation reports on an investigation of the trade-off of the properties of presently available fixed and reconfigurable logic to find an optimal use for both types of logic in a typical engineering application. The research vehicle is a 32 bit floating point matrix-vector array processor. The system named MIX is designed, simulated, built and tested and the results are evaluated. Simulation and synthesis tools are used to extensively and a firm base for further research is established. State machines are implemented with a shift register technique developed earlier by the author. The results prove that fixed logic is most suited for subsystems such as memories and floating point units where reconfiguration is not necessarily required, but high logic density and speed are essential. Reconfigurable logic proves most useful for control functions and simple data manipulation. Delays resulting form the routing of data through the reconfigurable logic, as hidden by using pipeline techniques. It is proven that the performance of a mixed logic system approaches that of a pure fixed logic implementation, if the design allows the overlap of the execution of functions in the fixed and reconfigurable subsystems. AFRIKAANSE OPSOMMING: Hierdie verhandeling rapporteer oor 'n ondersoek van die afspeel van die eienskappe van huidig beskikbare vast en herkonfigureerbare logika om 'n optimale gebruik te vind vir beide tipe logika in 'n tipiese ingenieurs toepassing. Die voertuig vir die navorsing is 'n 32 bis wisselpunt matriks-vektor verwerker. Die MIX stelsel is ontwerp, gesimuleer, gebou en die resultate geevalueer. Simulasie en sintese gereedskap word vryelik gebruik en 'n ferm basis vir verder navorsing is geskep. Toestandmasjiene is met 'n skuifregistertegniek, wat vroeër deur die skrywer ontwikkel is, geïmplimenteer. Die resultate bewys dat vast logika mees geskik is vir substelsels, soos geheue en wisselpuntverwerkers, waar herkonfigurasie nie noodwendig benodig word nie maar hoe digtheid en spoed essensieël is. Herkonfiguureerbare logika is mees bruikbaar vir beheer en eenvoudige data manupilasie funksies. Die vertraging a.g.v. die roetering van data deur herkonfigureerbare logika, word versteek deur van pyplyn tegnieke gerbuik te maak. Dit word bewys dat die werkverrigting van 'n stelsel, met 'n mengsel van vaste en herkonfigureerbare logika, die van die stelsel met slegs vaste logika benader, indien die ontwerp toelaat dat uitvoering van funksies in die vaste en herkonfigureerbare substelsels in tyd oorvleuel. Doctoral 2012-08-27T11:36:50Z 2012-08-27T11:36:50Z 1996-03 Thesis http://hdl.handle.net/10019.1/54996 en_ZA Stellenbosch University 138 pages : illustrations application/pdf Stellenbosch : Stellenbosch University |
| spellingShingle | Array processors Field programmable gate arrays Microprogramming Bakkes, P. J. A reconfigurable array processor |
| title | A reconfigurable array processor |
| title_full | A reconfigurable array processor |
| title_fullStr | A reconfigurable array processor |
| title_full_unstemmed | A reconfigurable array processor |
| title_short | A reconfigurable array processor |
| title_sort | reconfigurable array processor |
| topic | Array processors Field programmable gate arrays Microprogramming |
| url | http://hdl.handle.net/10019.1/54996 |
| work_keys_str_mv | AT bakkespj areconfigurablearrayprocessor AT bakkespj reconfigurablearrayprocessor |