Full Text Available
Note: Clicking the button above will open the full text document at the original institutional repository in a new window.
Single engine architecture for hardware root of trust
Saved in:
| Published in: | Journal of Cryptographic Engineering |
|---|---|
| Format: | Online Article RSS Article |
| Published: |
2025
|
| Subjects: | |
| Tags: |
No Tags, Be the first to tag this record!
|
Similar Items: Single engine architecture for hardware root of trust
- A side-channel attack on a masked hardware implementation of CRYSTALS-Kyber
- A flexible efficient and configurable number theoretic transform architecture implemented on FPGA
- Addressing Data Privacy Concerns in IoT Architecture with Federated Learning and TinyML
- Prompt Engineering for GenAI in Cybersecurity Incident Response: A Multi-Platform Evaluation Based on NICE PR-IR-001
- Research and implementation of large-scale S-box for MK-3 algorithm based on polynomial basis: in FPGA
- Best interleave size of GIFT-128 on 64-bit ARM processor