Full Text Available
Note: Clicking the button above will open the full text document at the original institutional repository in a new window.
UASR‐A: An Efficient Edge Super‐Resolution Accelerator With Hardware‐Algorithm Co‐Design Techniques
Saved in:
| Published in: | Electronics Letters |
|---|---|
| Format: | Online Article RSS Article |
| Published: |
2026
|
| Subjects: | |
| Tags: |
No Tags, Be the first to tag this record!
|
Similar Items: UASR‐A: An Efficient Edge Super‐Resolution Accelerator With Hardware‐Algorithm Co‐Design Techniques
- JOB: Electronic Hardware Designer At Siemens In Goa
- Equalization and Coding Techniques for Edge Modulation Signaling
- Toward Advancing License Plate Super-Resolution in Real-World Scenarios: A Dataset and Benchmark
- JOB: Hardware Engineer At Cyient In Bengaluru
- Hardware Controllers for Post Quantum Security
- Joint Hardware-Workload Co-Optimization for In-Memory Computing Accelerators