Full Text Available
Note: Clicking the button above will open the full text document at the original institutional repository in a new window.
RV-IM100: Quantifying ISA Extension, Datapath Width, and Pipeline Depth Trade-offs in RISC-V Microarchitectures
Saved in:
| Published in: | ArXiv cs.AR Recent Papers |
|---|---|
| Format: | Online Article RSS Article |
| Published: |
2026
|
| Subjects: | |
| Tags: |
No Tags, Be the first to tag this record!
|
Similar Items: RV-IM100: Quantifying ISA Extension, Datapath Width, and Pipeline Depth Trade-offs in RISC-V Microarchitectures
- Verification and Validation (V&V)-in-the-Loop for RISC-V Design: The Holistic Vision of BZL
- Not All Faults Are Equal: Transient-Fault Sensitivity Characterization of an Open-Source RISC-V Vector Cluster
- Sim-FA: A Simulator Frontend for Asynchronous Pipelines
- AccelSync: Verifying Synchronization Coverage in Accelerator Pipeline Programs
- PipeRTL: Timing-Aware Pipeline Optimization at IR-Level for RTL Generation
- PoTAcc: A Pipeline for End-to-End Acceleration of Power-of-Two Quantized DNNs