Full Text Available

Note: Clicking the button above will open the full text document at the original institutional repository in a new window.

Formal Design of Asynchronous Fault Detection and Identification Components using Temporal Epistemic Logic

Saved in:
Bibliographic Details
Published in:Logical Methods in Computer Science
Format: Online Article RSS Article
Published: 2015
Subjects:
Tags: Add Tag
No Tags, Be the first to tag this record!
_version_ 1864030186914185219
collection WordPress RSS
FRELIP Feed Integration
container_title Logical Methods in Computer Science
description
discipline_display Engineering & Technology
discipline_facet Engineering & Technology
format Online Article
RSS Article
genre Journal Article
id rss_article:6127
institution FRELIP
journal_source_facet Logical Methods in Computer Science
publishDate 2015
publishDateSort 2015
record_format rss_article
spellingShingle Formal Design of Asynchronous Fault Detection and Identification Components using Temporal Epistemic Logic
Computer Science & Information Science
Computer Science & IT
Engineering & Technology
sub_discipline_display Computer Science & IT
sub_discipline_facet Computer Science & IT
subject_display Computer Science & Information Science
Computer Science & IT
Engineering & Technology
Computer Science & Information Science
Computer Science & IT
Engineering & Technology
subject_facet Computer Science & Information Science
Computer Science & IT
Engineering & Technology
title Formal Design of Asynchronous Fault Detection and Identification Components using Temporal Epistemic Logic
title_auth Formal Design of Asynchronous Fault Detection and Identification Components using Temporal Epistemic Logic
title_full Formal Design of Asynchronous Fault Detection and Identification Components using Temporal Epistemic Logic
title_fullStr Formal Design of Asynchronous Fault Detection and Identification Components using Temporal Epistemic Logic
title_full_unstemmed Formal Design of Asynchronous Fault Detection and Identification Components using Temporal Epistemic Logic
title_short Formal Design of Asynchronous Fault Detection and Identification Components using Temporal Epistemic Logic
title_sort formal design of asynchronous fault detection and identification components using temporal epistemic logic
topic Computer Science & Information Science
Computer Science & IT
Engineering & Technology
url https://doi.org/10.2168/LMCS-11(4:4)2015