Similar Items: Gate-level superconductor integrated circuit fabrication process modelling for improved layout extraction

Author: Fourie, Coenrad