Full Text Available
Note: Clicking the button above will open the full text document at the original institutional repository in a new window.
Macro-model of through silicon vias (tsvs) arrays
As continued scaling down of transistors becomes increasingly difficult due to physical and technical issues like the increase of leakage power and total power consumption, overall, 3D integration is now considered a viable solution to get a higher bandwidth and power efficiency. Use of Through-sili...
Saved in:
| Main Author: | |
|---|---|
| Format: | Thesis |
| Published: |
AUC Knowledge Fountain
2013
|
| Subjects: | |
| Tags: |
No Tags, Be the first to tag this record!
|