Similar Items: Integrated Circuits Parasitic Capacitance Extraction Using Machine Learning and its Application to Layout Optimization
- Fault Modeling and Test Vector Generation for ASIC Devices Exposed to Space Single Event Environment
- Machine Learning Applications to Static Timing Analysis
- Physical Effects on the Worst-Case Delay Analysis and Signal Integrity of Buses and Spirals
- Brood parasitism in the red-chested cuckoo Cuculus solitarius
- Fast and Accurate Automatic Design of Spiral Inductors from High-Level Specification
- Parasitic Ascomycetes and Deuteromycetes from the Transvaal