Similar Items: Single Event Transient Sensitivity Measurement and Worst-Case Test Vector Exploration for ASIC Devices Exposed to Space Single Event Environment
- Stochastic Worst-Case Test Vectors for ASIC Devices in Single Event Environment
- Fault Modeling and Test Vector Generation for ASIC Devices Exposed to Space Single Event Environment
- Physical Effects on the Worst-Case Delay Analysis and Signal Integrity of Buses and Spirals
- Establishing a viable and reliable proton-induced single event effect test methodology and environment at iThemba LABS in South Africa
- Integrated Circuits Parasitic Capacitance Extraction Using Machine Learning and its Application to Layout Optimization
- Fast and Accurate Automatic Design of Spiral Inductors from High-Level Specification