Full Text Available
Note: Clicking the button above will open the full text document at the original institutional repository in a new window.
Design and Implementation of UVM-based Verification Framework for Deep Learning Accelerators
Recent advancements in deep learning (DL) have made hardware accelerators, known as deep learning accelerators (DLAs), a preferred solution for numerous high-performance computing (HPC) applications, including speech recognition, computer vision, and image classification. DLAs are composed of hundre...
Saved in:
| Main Author: | |
|---|---|
| Format: | Thesis |
| Published: |
AUC Knowledge Fountain
2025
|
| Subjects: | |
| Tags: |
No Tags, Be the first to tag this record!
|
| _version_ | 1867613424181051392 |
|---|---|
| access_status_str | Open Access |
| author | Aboudeif, Randa Ahmed Hussein |
| author_browse | Aboudeif, Randa Ahmed Hussein |
| author_facet | Aboudeif, Randa Ahmed Hussein |
| author_sort | Aboudeif, Randa Ahmed Hussein |
| collection | Thesis |
| description | Recent advancements in deep learning (DL) have made hardware accelerators, known as deep learning accelerators (DLAs), a preferred solution for numerous high-performance computing (HPC) applications, including speech recognition, computer vision, and image classification. DLAs are composed of hundreds of parallel processing engines to speed up computations and can gain access to pre-trained networks from the cloud or through on-chip memory to implement the DNN inference process. DLA verification is becoming an important and challenging phase. The verification process is required to handle the complex DLA design. Moreover, the reliability of DLAs is critical for assessment as they are involved in safety-critical applications, especially with the noticeable increase in sensor faults, adversarial attacks, and hardware functional errors occurring in DLAs, resulting in violations of safety and reliability requirements.
In our thesis, a novel, scalable, reusable, and efficient verification framework for deep learning hardware accelerators using the UVM is introduced. The proposed framework is to create a scalable and reusable UVM verification testbench for testing deep learning accelerators with simulation, emulation, and FPGA prototyping by running different testing scenarios for DNNs with multiple configurations. Moreover, the proposed framework has a scalable error injection methodology for testing the trustworthiness of deep learning accelerators. The proposed error injection methodology is reliable and has complete access to the DNN data path between layers and the DLA configurations. The proposed framework is applicable to different DNN architectures. |
| format | Thesis |
| id | oai:fount.aucegypt.edu:etds-3427 |
| institution | American University in Cairo (Egypt) |
| last_indexed | 2026-06-10T12:35:55.364Z |
| license_str | Not specified — see source repository |
| provenance_str_mv | Harvested via OAI-PMH from AUC Knowledge Fountain — bepress |
| publishDate | 2025 |
| publishDateRange | 2025 |
| publishDateSort | 2025 |
| publisher | AUC Knowledge Fountain |
| publisherStr | AUC Knowledge Fountain |
| record_format | dspace |
| source_str | AUC Knowledge Fountain — bepress |
| spelling | oai:fount.aucegypt.edu:etds-3427 Design and Implementation of UVM-based Verification Framework for Deep Learning Accelerators Aboudeif, Randa Ahmed Hussein Recent advancements in deep learning (DL) have made hardware accelerators, known as deep learning accelerators (DLAs), a preferred solution for numerous high-performance computing (HPC) applications, including speech recognition, computer vision, and image classification. DLAs are composed of hundreds of parallel processing engines to speed up computations and can gain access to pre-trained networks from the cloud or through on-chip memory to implement the DNN inference process. DLA verification is becoming an important and challenging phase. The verification process is required to handle the complex DLA design. Moreover, the reliability of DLAs is critical for assessment as they are involved in safety-critical applications, especially with the noticeable increase in sensor faults, adversarial attacks, and hardware functional errors occurring in DLAs, resulting in violations of safety and reliability requirements. In our thesis, a novel, scalable, reusable, and efficient verification framework for deep learning hardware accelerators using the UVM is introduced. The proposed framework is to create a scalable and reusable UVM verification testbench for testing deep learning accelerators with simulation, emulation, and FPGA prototyping by running different testing scenarios for DNNs with multiple configurations. Moreover, the proposed framework has a scalable error injection methodology for testing the trustworthiness of deep learning accelerators. The proposed error injection methodology is reliable and has complete access to the DNN data path between layers and the DLA configurations. The proposed framework is applicable to different DNN architectures. 2025-01-31T08:00:00Z thesis application/pdf https://fount.aucegypt.edu/etds/2383 https://fount.aucegypt.edu/context/etds/article/3427/viewcontent/Randa_Ahmed_Hussein_Aboudeif_thesis.pdf Theses and Dissertations AUC Knowledge Fountain CNN UVM Deep Learning Accelerators verification Error injection NVDLA Computer and Systems Architecture Digital Circuits Electrical and Electronics Hardware Systems |
| spellingShingle | CNN UVM Deep Learning Accelerators verification Error injection NVDLA Computer and Systems Architecture Digital Circuits Electrical and Electronics Hardware Systems Aboudeif, Randa Ahmed Hussein Design and Implementation of UVM-based Verification Framework for Deep Learning Accelerators |
| title | Design and Implementation of UVM-based Verification Framework for Deep Learning Accelerators |
| title_full | Design and Implementation of UVM-based Verification Framework for Deep Learning Accelerators |
| title_fullStr | Design and Implementation of UVM-based Verification Framework for Deep Learning Accelerators |
| title_full_unstemmed | Design and Implementation of UVM-based Verification Framework for Deep Learning Accelerators |
| title_short | Design and Implementation of UVM-based Verification Framework for Deep Learning Accelerators |
| title_sort | design and implementation of uvm based verification framework for deep learning accelerators |
| topic | CNN UVM Deep Learning Accelerators verification Error injection NVDLA Computer and Systems Architecture Digital Circuits Electrical and Electronics Hardware Systems |
| url | https://fount.aucegypt.edu/etds/2383 https://fount.aucegypt.edu/context/etds/article/3427/viewcontent/Randa_Ahmed_Hussein_Aboudeif_thesis.pdf |
| work_keys_str_mv | AT aboudeifrandaahmedhussein designandimplementationofuvmbasedverificationframeworkfordeeplearningaccelerators |