Full Text Available
Note: Clicking the button above will open the full text document at the original institutional repository in a new window.
Firmware and gateway for the ACE1 reconfigurable accelerator card
This thesis describes the continued work on the in-house designed FPGA based co-processor daughtercard referred to as ACE1. The aim: to create an ecosystem incorporating firmware, bootstrapping code, drivers and a development environment to create a seamless environment. Challenges in setting up and...
Saved in:
| Main Author: | |
|---|---|
| Format: | Thesis |
| Language: | English |
| Published: |
Department of Electrical Engineering
2015
|
| Subjects: | |
| Tags: |
No Tags, Be the first to tag this record!
|
Similar Items: Firmware and gateway for the ACE1 reconfigurable accelerator card
- A reconfigurable accelerator card for high performance computing
- Characterizing Single Event Upsets within the lpGBT-based End-of-Substructure Card
- The design and implementation of a carrier card for the Karoo Array Telescope
- Investigating the Optical Link Performance of the End-of Substructure Card and Susceptibility to SEUs
- RHINO: reconfigurable hardware interface for computation and radio
- ROACH accelerated BLAST