Full Text Available
Note: Clicking the button above will open the full text document at the original institutional repository in a new window.
FPGA-Accelerated Lock Management and Transaction Processing: Architecture, Optimization, and Design Space Exploration
Saved in:
| Published in: | ArXiv cs.DC Recent Papers |
|---|---|
| Format: | Online Article RSS Article |
| Published: |
2026
|
| Subjects: | |
| Tags: |
No Tags, Be the first to tag this record!
|
| _version_ | 1865217956953194496 |
|---|---|
| collection | WordPress RSS FRELIP Feed Integration |
| container_title | ArXiv cs.DC Recent Papers |
| description | |
| discipline_display | Engineering & Technology |
| discipline_facet | Engineering & Technology |
| format | Online Article RSS Article |
| genre | Journal Article |
| id | rss_article:51743 |
| institution | FRELIP |
| journal_source_facet | ArXiv cs.DC Recent Papers |
| publishDate | 2026 |
| publishDateSort | 2026 |
| record_format | rss_article |
| spellingShingle | FPGA-Accelerated Lock Management and Transaction Processing: Architecture, Optimization, and Design Space Exploration ArXiv cs.DC Recent Papers Computer Science & IT Engineering & Technology |
| sub_discipline_display | Computer Science & IT |
| sub_discipline_facet | Computer Science & IT |
| subject_display | ArXiv cs.DC Recent Papers Computer Science & IT Engineering & Technology ArXiv cs.DC Recent Papers Computer Science & IT Engineering & Technology |
| subject_facet | ArXiv cs.DC Recent Papers Computer Science & IT Engineering & Technology |
| title | FPGA-Accelerated Lock Management and Transaction Processing: Architecture, Optimization, and Design Space Exploration |
| title_auth | FPGA-Accelerated Lock Management and Transaction Processing: Architecture, Optimization, and Design Space Exploration |
| title_full | FPGA-Accelerated Lock Management and Transaction Processing: Architecture, Optimization, and Design Space Exploration |
| title_fullStr | FPGA-Accelerated Lock Management and Transaction Processing: Architecture, Optimization, and Design Space Exploration |
| title_full_unstemmed | FPGA-Accelerated Lock Management and Transaction Processing: Architecture, Optimization, and Design Space Exploration |
| title_short | FPGA-Accelerated Lock Management and Transaction Processing: Architecture, Optimization, and Design Space Exploration |
| title_sort | fpga-accelerated lock management and transaction processing: architecture, optimization, and design space exploration |
| topic | ArXiv cs.DC Recent Papers Computer Science & IT Engineering & Technology |
| url | https://arxiv.org/abs/2605.13398v1 |