Full Text Available
Note: Clicking the button above will open the full text document at the original institutional repository in a new window.
First Fully Pipelined High Throughput FPGA Implementation and GPU Optimization of Wider Variant of AES
Saved in:
| Published in: | Journal of Cryptographic Engineering |
|---|---|
| Format: | Online Article RSS Article |
| Published: |
2026
|
| Subjects: | |
| Tags: |
No Tags, Be the first to tag this record!
|
| _version_ | 1868553608494055424 |
|---|---|
| collection | WordPress RSS FRELIP Feed Integration |
| container_title | Journal of Cryptographic Engineering |
| description | |
| discipline_display | Computer and Cyber Security |
| discipline_facet | Computer and Cyber Security |
| format | Online Article RSS Article |
| genre | Journal Article |
| id | rss_article:77525 |
| institution | FRELIP |
| journal_source_facet | Journal of Cryptographic Engineering |
| last_indexed | 2026-06-20T21:39:40.457Z |
| publishDate | 2026 |
| publishDateSort | 2026 |
| record_format | rss_article |
| spellingShingle | First Fully Pipelined High Throughput FPGA Implementation and GPU Optimization of Wider Variant of AES Computer and Cyber Security General Computer and Cyber Security |
| sub_discipline_display | General |
| sub_discipline_facet | General |
| subject_display | Computer and Cyber Security General Computer and Cyber Security |
| subject_facet | Computer and Cyber Security General Computer and Cyber Security |
| title | First Fully Pipelined High Throughput FPGA Implementation and GPU Optimization of Wider Variant of AES |
| title_alt | Primera implementación FPGA completamente segmentada de alto rendimiento y optimización GPU de una variante más amplia de AES Première implémentation FPGA entièrement pipeline à haut débit et optimisation GPU d'une variante plus large de l'AES Primeira Implementação Totalmente Pipeline de Alto Rendimento em FPGA e Otimização em GPU de Variante Mais Ampla do AES |
| title_auth | First Fully Pipelined High Throughput FPGA Implementation and GPU Optimization of Wider Variant of AES |
| title_es_txt | Primera implementación FPGA completamente segmentada de alto rendimiento y optimización GPU de una variante más amplia de AES |
| title_fr_txt | Première implémentation FPGA entièrement pipeline à haut débit et optimisation GPU d'une variante plus large de l'AES |
| title_full | First Fully Pipelined High Throughput FPGA Implementation and GPU Optimization of Wider Variant of AES |
| title_fullStr | First Fully Pipelined High Throughput FPGA Implementation and GPU Optimization of Wider Variant of AES |
| title_full_unstemmed | First Fully Pipelined High Throughput FPGA Implementation and GPU Optimization of Wider Variant of AES |
| title_pt_txt | Primeira Implementação Totalmente Pipeline de Alto Rendimento em FPGA e Otimização em GPU de Variante Mais Ampla do AES |
| title_short | First Fully Pipelined High Throughput FPGA Implementation and GPU Optimization of Wider Variant of AES |
| title_sort | first fully pipelined high throughput fpga implementation and gpu optimization of wider variant of aes |
| topic | Computer and Cyber Security General Computer and Cyber Security |
| url | https://link.springer.com/article/10.1007/s13389-025-00388-2 |