Full Text Available
Note: Clicking the button above will open the full text document at the original institutional repository in a new window.
Layout regularity metric as a fast indicator of process variations
Integrated circuits design faces increasing challenge as we scale down due to the increase of the effect of sensitivity to process variations. Systematic variations induced by different steps in the lithography process affect both parametric and functional yields of the designs. These variations are...
Saved in:
| Main Author: | |
|---|---|
| Format: | Thesis |
| Published: |
AUC Knowledge Fountain
2014
|
| Subjects: | |
| Tags: |
No Tags, Be the first to tag this record!
|
Be the first to leave a comment!