Similar Items: Fault Modeling and Test Vector Generation for ASIC Devices Exposed to Space Single Event Environment
- Single Event Transient Sensitivity Measurement and Worst-Case Test Vector Exploration for ASIC Devices Exposed to Space Single Event Environment
- Physical Effects on the Worst-Case Delay Analysis and Signal Integrity of Buses and Spirals
- Fast and Accurate Automatic Design of Spiral Inductors from High-Level Specification
- Integrated Circuits Parasitic Capacitance Extraction Using Machine Learning and its Application to Layout Optimization
- Machine Learning Applications to Static Timing Analysis
- Stochastic Worst-Case Test Vectors for ASIC Devices in Single Event Environment