Full Text Available
Note: Clicking the button above will open the full text document at the original institutional repository in a new window.
Physical Effects on the Worst-Case Delay Analysis and Signal Integrity of Buses and Spirals
Physical effects have a significant impact on the IC design which will be investigated in this thesis. Moving toward advanced technology nodes, magnetic effects become more dominant than capacitive effects. As the dimensions of the devices go down and the interconnect manipulates the circuit behavio...
Saved in:
| Main Author: | |
|---|---|
| Format: | Thesis |
| Published: |
AUC Knowledge Fountain
2024
|
| Subjects: | |
| Tags: |
No Tags, Be the first to tag this record!
|
| Summary: | Physical effects have a significant impact on the IC design which will be investigated in this thesis. Moving toward advanced technology nodes, magnetic effects become more dominant than capacitive effects. As the dimensions of the devices go down and the interconnect manipulates the circuit behavior more and more. Cross talking and voltage drops are affecting the design heavily, however - going to the full electromagnetic point of view - current return path (CRP) adds significant parasitics to the performance of the chip. Neglecting the CRP gives wrong intuition and simulation of the designs, especially that the environment and surroundings can play an important role in defining the current return path. Signal delay and worst-case delay switch pattern can vary significantly when including magnetics and current return path. Image current for spirals significantly affects the inductance value. In the following chapters those phenomena will be discussed together with the ways to minimize their effects. |
|---|