Full Text Available
Note: Clicking the button above will open the full text document at the original institutional repository in a new window.
Gate-level superconductor integrated circuit fabrication process modelling for improved layout extraction
Thesis (MEng)--Stellenbosch University, 2021.
Saved in:
| Main Author: | |
|---|---|
| Other Authors: | |
| Format: | Thesis |
| Language: | en_ZA |
| Published: |
Stellenbosch : Stellenbosch University, 2021.
2021
|
| Subjects: | |
| Tags: |
No Tags, Be the first to tag this record!
|
Similar Items: Gate-level superconductor integrated circuit fabrication process modelling for improved layout extraction
- Inductance in superconductor integrated circuits
- High-Temperature Superconductor Step-Edge Fabrication for the Implementation of RSFQ Circuits
- New mathematical formulation for designing a fully differential self-biased folded cascode amplifier
- A room temperature X-band receiver front end optimised for introduction of high temperature superconductor technology
- Automated parameter extraction for Single Flux Quantum integrated circuits with LVS
- Spurious free dynamic range enhancement of high-speed integrated digital to analogue converters using bicmos technology